Abstract: An integrated downconverter with high linearity for digital broadcasting system receivers is implemented in a 0.13 m CMOS process with an active area of 0.1 mm 2 . The current-mode scheme is adopted to improve linearity performance by avoiding voltage fluctuation. A passive CMOS switching pair is utilized to improve the even-order linearity of the downconverter. A current amplifier is used to provide low input impedance which will easily lead to a wide operating bandwidth and high linearity. Moreover, a current-mode Sallen-Key low-pass filter is adopted for effective rejection of out-of-band interferers and also low input impedance. The digital-assisted DC offset calibration improves the second-order distortion of the downconverter. This design achieves a maximum gain of 40 dB and a dynamic range of 10 dB. Measured noise figure is 8.2 dB, an IIP2 of 63 dBm, an IIP3 of 17 dBm at the minimum gain of 30 dB. The downconverter consumes about 7.7 mA under a supply of 1.2 V.
Introduction
Digital broadcasting systems such as the digital video broadcasting-satellite (DVB-S) and advanced broadcasting system-satellite (ABS-S), are characterized by the fairly large frequency band to be received (1-2 GHz), and are referred to as wide-band systems. In contrast to the narrow-band system such as cellular and cordless communications, the DBS receiver experiences a large number of unwanted channel interferers because of the many broadcasting channels and satellites. Moreover, the out-of-narrowband signals such as wireless local area network (WLAN) also generate serious second-order intermodulation distortion (IMD2) and third-order inter-modulation distortion (IMD3). Therefore, stringent linearity requirements must be achieved in the DBS receiver. A current-mode downconverter OE1; 2 is usually employed to improve the linearity of the receiver owing to its small voltage swing. As shown in Fig. 1 , the conventional current-mode downconverter generally consists of a transconductance (G m / stage for voltage-tocurrent conversion, a current commutating passive mixer for frequency down-conversion, and a transimpedance amplifier (TIA) for current-to-voltage conversion. In addition, in order to further improve the linearity performance in the presence of the strong out-of-band interferential signals, large capacitances are usually placed after the mixer to form a low frequency pole and suppress the down-converted out-of-band blocker at the TIA input OE3 5 . However, these capacitances usually consume a considerable silicon area, especially in the scenario that the out-of-band interferer is close to the desired RF signal. Furthermore, the gain of the RF front-end is also decreased with the increasing of the capacitance. This paper presents an improved current-mode directconversion downconverter to further reduce the dependency on the voltage fluctuation and acquire higher linearity. The presented downconverter includes a passive mixer with CMOS switches topology OE6 , which will improve the even-order linearity of the switch pair, a current amplifier (CA) with low input impedance in a large frequency range, and a Sallen-Key low-pass filter (SK-LPF)
OE7 with higher out-of-band interferers suppression, which can improve the out-of-band linearity of the receiver. Moreover, a digital-assisted DCOC OE7; 8 circuit is also implemented to decrease the IMD2 and cancel the DC offset. Compared to the previous publication OE5; 9 11 , this paper focuses on the design concept of the downconverter. It describes in detail why we process signals in the current domain, why we need a CMOS switch topology, a SK LPF instead of a signal-pole filter and how we perform DCOC circuits by digital assistance, as well as how to implement those functions in circuits.
Limitation of conventional passive downconverter

Input impedance
In a conventional passive downconverter, as shown in Fig. 1 , the G m stage generates IMD due to its non-ideal voltageto-current conversion; the little current output from the G m stage can be expressed in a Taylor series expansion:
(1) where v gs is the input voltage swing, v ds is the output voltage swing, g m_i are input transconductance terms, g d_i are output conductance terms, and g m_i;d_n are cross-modulation terms. In order to achieve less distortion in the G m stage, the output voltage swing v ds should be reduced and thus the input impedance of the cascade circuits (mixer and TIA) should be reduced to avoid a large v ds caused by the strong out-of-band blocker such as WLAN. The input impedance of the cascade circuits, Z d;in; can be defined by
where Z sw is the switch resistance, and Z t;in is the input impedance of TIA, as illustrated in Fig. 1 . Hence, low Z t;in is highly desirable for less distortion in the G m stage.
It is well-known that a practical operational amplifier (opamp) has nonideality, that is, a finite gain-bandwidth product (GBW). The transfer function of a nonideal amplifier is expressed as
where A amp and ! amp are DC open gain and the dominant pole frequency of the opamp, respectively. If we suppose that this nonideal amplifier is used in the TIA stage, then the input impedance of the TIA with a capacitance C f is given by
where Z fd (s) is the feedback impedance of the TIA. Assuming 15 k R fd and 3.3 pF C fd for 30 MHz baseband bandwidth in the DBS application, and 60 dB DC open gain and 3 MHz bandwidth of the opamp in the TIA, the simulated Z t; in with four different values of C f is shown in Fig. 2 . For the C-band DVB-S application, as shown in Fig. 3 , the interferers are 500 MHz apart from the desired RF frequency at least through the frequency conversion by the low noise block (LNB) OE13 . The input impedance Z t;in decreases with the increasing of the C f , when C f is equal to 10 pF, the input impedance Z t;in is only 60 at most at the range of the interferer frequency. But the output current i out will also decrease with the increasing of the C f due to the introduction of the lower pole frequency. The gain of the RF front-end will be reduced about 7 dB when the value of the C f is equal to 10 pF.
Switch pair even-order nonlinearity
Analyzing the even-order nonlinearity of the switch pair in the voltage domain, the triode region drain current I ds can be expressed as
according to the BSIM3V3.2 model, where n is the mobility of charge carriers, W is the width, E sat corresponds to the saturated electrical field, V TH is the threshold voltage, and A bulk represents the bulk charge effect. The switch time-variant conductance g.t /, operating in the triode region with zero V ds , can therefore be derived as
where V LO is the local oscillator (LO) magnitude and V LODC is the DC bias for the LO, V CM is the source bias voltage, and V RF , Â RF are the magnitude of the desired RF signal at the source port and original phase respectively. When the LO magnitude is "adequate", the g.t / can be treated as a square wave modulated by a sine wave of the frequency of ! RF , as shown in Fig. 4 . Decompose g.t / into a Fourier series
where
the T is the turn-on time of the switch, and T is the LO period. Then the current through the mixer can be derived as
From Eq. (8), the g RF will generate DC leakage term through the switch pair that can be expressed as
The nonlinearity term, especially IMD2, generated by the G m -LNA will be leaked into the TIA through the DC leakage term introduced by the RF signal modulation effect, which will deteriorate the even-order linearity of the circuits. Moreover, the g RF will also generate the harmonic term, which will downtranslate the corresponding harmonic distortion in the i ds into the DC term, and also deteriorate the even-order linearity of the circuits.
Proposed passive downconverter
The proposed passive downconverter is shown in Fig. 5 , which does not include the G m stage for simplicity. Instead of adding large capacitance at TIA input, a current amplifier is inserted between the passive mixer and the TIA stage to minimize Z d;in and broaden the dynamic range of the receiver. Instead of a traditional TIA stage, an SK LPF based on the current amplifier is used to provide enough out-of-band suppression when the out-of-band interferer is close to the desired RF signal. Moreover, a passive mixer with CMOS switches topology is used to improve the even-order linearity of the switch pair.
The current amplifier based on a common gate stage employs a local negative feedback loop to keep low input impedance at high frequencies. As shown in Fig. 5 , a seriesseries negative feedback loop through M3 and M4 is added to decrease the input impedance without degrading bandwidth and noise performance. The bandwidth of the feedback must be large enough across the entire channel band (30 MHz in this case since direct conversion is used). The input impedance of the current amplifier with the feedback is derived as
As shown in Fig. 6 , the simulated input impedance exhibits a low value of 12 up to 1 GHz. The current amplifier load is composed of current mirrors with a cascode configuration for high output impedance. Current gain is programmable by changing the size ratio of the current mirror load using switches to turn on or off the cascode stage. For the SK LPF, its equivalent circuit model is shown in Fig. 7 , the input impedance can be described as
where r i is the input impedance of the current amplifier, and H.s/ is the current gain transfer function of the SK LPF. The dominant pole of the SK LPF is designed by 30 MHz, the dominant zero is 1 GHz for out-of-band interferers suppression and less in-band signal degradation, the gain of the current amplifier is fixed by 0 dB, we can acquire the input impedance of the SK LPF as shown in Fig. 8 . Low input impedance accompanying low voltage swing and low forestage circuits nonlinearity distortion, compared with the traditional current-mode downconverter as described in Fig. 1 , the proposed circuit can obviously improve the linearity performance of the RF front-end. On the other hand, the SK LPF can provide a higher out-of-band suppression relative to the conventional TIA, which will guarantee the receiver acquires a higher out-of-band linearity when the strong out-ofband interferers exist. Figure 4 illustrates how V gs hence the conductance would change with the RF signal. To remove the dependency on the RF signal and improve the even-order linearity of the mixer, a CMOS switches topology is applied to the mixer, as shown in Fig. 5 , PMOS conductance can be expressed as
where p , W p , and V 0 K are corresponding parameters for PMOS. The sum of both conductances (Eqs. (6) and (12)) g C .t/ be- Fig. 9 . The equivalent noise model of the proposed downconverter.
which is irrelevant to the RF signal, given p W p D n W n . However, because it is very difficult to maintain the equivalence of p W p and n W n dynamically, the even-order distortion could still be generated during large-signal transients. Therefore, it is very important to keep the optimum sizes of the PMOS and NMOS to maintain their complementarities during the LO swing.
Design consideration
LO magnitude
The LO magnitude is determined by the ratio of the switchon time (T ) and LO period (T / as shown in Fig. 4 , which indicates how much current signal is passed during switching. Assuming the switch over-drive voltage between the source and the gate is V , we can acquire
From Eq. (8), the current conversion gain of the passive mixer can be expressed as Figure 9 shows the equivalent circuit used in noise calculation. i 2 CA;n and i 2 SK;n are the input-referred noise current of the current amplifier and SK LPF respectively. As shown in Fig. 6 , owing to the high source impedance, noise contributed by M1 and the series-series feedback circuit (M3-M4) of the current amplifier can be neglected. The input-referred noise current of the current amplifier depends critically on the transconductance of M2 and the current source (I ss /, as indicated in the following equation
(16) Fig. 10 . Simulated NF and conversion gain of the passive mixer with respect to the opening ratio.
As g m2 D 12 mS and g mss D 5.77 mS, the current amplifier exhibits a low input-referred noise current of 42.5 pA/Hz 1=2 . Simulated by SpectreRF, noise analysis shows that the inputreferred noise of the current amplifier and SK-LPF is dominated by the current noise of the current amplifier and governed by Eq. (16). Circuit noise of the SK LPF is greatly suppressed by the high gain of the current amplifier. Then the noise figure (NF) of the passive downconverter can be expressed as
(17) Figure 10 shows that the current conversion gain of the passive mixer and NF of the passive downconverter vary with respect to T =T , assuming m D 4 as a typical case for RF systems. When T =T is much less than 0.4 or higher than 0.6, the noise figure is high, corresponding to the fact of rich LO harmonics and low current conversion gain due to there being less mixing function. An optimum ratio exists between 0.4 and 0.6. A positive over-drive voltage V (> 0) will introduce an even-order nonlinearity OE13 , therefore, we choose V D 0:05 V, and assuming T =T D 0.45, it can be translated to 320 mV LO magnitude. 
SK LPF
The component values of the SK LPF are determined to restrain the out-of-band interferers as greatly as possible. As shown in Fig. 3 , the WLAN 802.11a interferer in the RF band of 5.2-5.4 GHz and 5.7-5.9 GHz will be down-converted to the IF frequencies of 500-700 MHz and 1-1.2 GHz respectively passing through the LNB and the passive mixer, which will generate the IMD2 and IMD3 to worsen the desired signal and propose a stringent out-of-band linearity requirement. Choosing the notch of the SK LPF in 1-1.2 GHz causes less in-band signal degradation while reducing about the same amount of baseband inter-modulation distortion compared with the notch in 0.5-0.7 GHz. Therefore, we design the notch frequency of the current-model SK LPF at 1 GHz and the pole frequency at 30 MHz (maximum baseband bandwidth of the signal). Thus, the inter-modulation term falling into the baseband signal caused by the WLAN 802.11a signal can be greatly reduced. Assume C 1 is 1 pF, we can have the following filter parameters according to Ref. [7] :
The simulated frequency response of the SK LPF is shown in Fig. 11 . SK LPF has a stronger capacity to restrain the outof-band interferers compared with the conventional Opamp-RC TIA structure. In the circuit design, the capacitors (C 1 and C 2 / and resistors (R 1 and R 2 / in the SK LPF are designed in a binary-weighted array and can be tuned by an I 2 C interface to cover PVT variations. As shown in Fig. 8 , by tuning the passive components (C 1 , C 2 , R 1 and R 2 /, the notch frequency of the SK LPF can be designed at 500 MHz, 700 MHz and 1 GHz.
DC offset calibration
The issues of a balanced current amplifier are a poor IM2 performance owing to the DC offset in the circuits, which might lead to second-order distortions arising from the thirdorder nonlinearity in a balanced baseband circuit. The propagation of the amplified second-order distortion from stage to stage in the baseband chain not only degrades the signalto-noise ratio (SNR) but also saturates back-circuits. So the DCOC is required to improve this DC offset related 2nd-order nonlinearity. In Ref. [8] , a digital calibration scheme had been proposed for calibrating IMD2 of a downconversion mixer. Here, the critical second-order distortion issue in the proposed downconverter is tackled by using a digitally-assisted DC offset calibration. The digital technique benefits in circuits and substrate noise immunity, low power consumption and fast settling time.
As shown in Fig. 5 , the DCOC, which is similar to the previous work of the authors OE14 , carries out by starting from the current amplifier and ending at the SK LPF. The calibration process is ordinal to assure that every module works normally. As shown in Fig. 12 , the digital-assisted DCOC adopted here is implemented by a 1 bit quantizer and an 8 bits DAC combined with successive approximation (SAR) algorithm digital control logic. The DAC steals current from the current amplifier or releases current to it through judging the sign of the quantizer output to eliminate DC offset of its balance branches. The DAC is composed of 256 resistors in series and it has two output voltages V 3 and V 4 , which change contrarily with the alternation of the 8 bits digital input. The DCOC range and precision are dependent on the output range and LSB step voltage of the DAC, respectively. In this design, the full range of the DAC is larger than 0.5 V while the LSB is less than 2 mV. We can obtain less than 3 mV residual output offset by selecting an appropriate resistance, R 12 .
Experimental results
To verify the concepts, a direct-conversion downconverter is implemented in Charter 0.13 m 1P6M mixed-mode CMOS technology, working at the 900-2250 MHz L-bands. As shown in Fig. 13 , the circuits can be switched among three working modes via six switches. One has the NMOS passive mixer (NMOS, 10 m/0.13 m) with a conventional TIA (mode 1), another has the NMOS passive mixer with the proposed TIA (mode 2), and the last has the CMOS passive mixer (PMOS, 5 m/0.13 m, NMOS, 10 m/0.13 m) with the proposed TIA and DCOC circuit (mode 3). In the G m stage, a crosscoupling distortion cancellation technique OE15 is adopted to improve the linearity performance. As shown in Fig. 13 , the IMD3 generated from the switching pair M5 can be cancelled due to the introduction of the cross-coupling switching pair M6 under the condition of˛D =3 /, where g m5 is the transconductance of the switching pair M5. Figure 14 shows the chip microphotograph, which occupies about 0.1 mm 2 . Designing the parameters of the RF front-end as follows:
where g m is the input transconductance of the G m stage, and G CA is the gain of the current amplifier. We can acquire that the gain of the RF front-end with a conventional TIA is equal to the gain of the RF front-end with the proposed TIA, which is about 30 dB including 5 dB attenuation of the mixer. Figure 15 shows the measured and simulated frequency response of the downconverter with two different working modes (mode 1, mode 2). The measured pass-band edge frequency is 30 MHz with 1 pF of probe capacitance. Moreover, it also demonstrates that the proposed TIA has more sharp attenuation to the out-of-band interferers. Figures 16 and 17 show the in-band two-tone IMD2 and IMD3 measurements at different working modes, with the output of 4 dBm at the downconverter gain of 30 dB. As shown in Fig. 13 , IMD2 from the G m stage can be partly removed by AC-coupling, the high-order distortion of the G m stage will still exacerbate the IIP2 performance of the downconverter because of the even-order nonlinearity of the NMOS mixer. Besides, the DC offset generated by the mismatch of the transistors in the current amplifier will also affect the IIP2 performance of the downconverter. PMOS switches and DCOC circuits can be enabled or disabled to compare the effects. The results are shown in Fig. 18(a) , the IIP2 of the downconverter with the NMOS mixer and the proposed TIA (mode 2) is measured as 52 dBm. It is improved to 63 dBm with the CMOS mixer and DCOC circuits (mode 3). Moreover, as to the downconverter with the NMOS mixer and a conventional TIA (mode 1, the opamp with 60 dB DC open gain and 3 MHz bandwidth is used), the IIP2 will decrease to 44 dBm due to the higher input impedance of the conventional TIA (Fig. 2) introduced by the nonideality of the opamp. The IIP3 performance of the downconverter is determined by the G m stage in the current-mode circuits due to the small voltage fluctuation in the back-stage circuits, higher input impedance of the TIA not only deteriorate the IIP3 performance of the G m stage, but also that of the TIA because of the higher voltage swing at the input port. Figure 18(b) gives the measured IIP3 for both downconverters (mode 1 and mode 2), the downconverter with the proposed TIA demonstrates an IIP3 of 17 dBm while that with the conventional TIA shows an IIP3 of about 5 dB worse.
The measured performance of the downconverter with the CMOS mixer, the proposed TIA and DCOC circuits (mode 3) is summarized in Table 1 . A performance comparison with other state-of-the-art downconverters operating in similar frequency bands is also shown. As can be seen from Table 1 , this design achieves very high conversion gain and competitive linearity, noise figure, and power consumption compared to the other recently published downconverter works.
Conclusion
A high linearity downconverter for DBS receivers has been proposed and implemented in a 0.13 m CMOS process. Instead of using a conventional TIA with a large parallel capacitor, a modified current amplifier with feed-back loop is utilized to generate a very low load impedance in a large frequency range, as well as improve the dynamic range of the downconverter. CMOS switches topology is used to improve the evenorder linearity of the switch pair. Moreover, a current-mode SK LPF is used to suppress out-of-band interferers efficiently. Digital-assisted DC offset calibration solves the problem of the poor IIP2 performance associated with the DC offset of the current amplifier. Compared with conventional current-mode downconverters, the proposed downconverter demonstrates an improvement of 19 dB in IIP2 and 5 dB in IIP3, respectively. 
